{"_buckets": {"deposit": "531ec266-acf0-43ff-b9b0-18d68a12d019"}, "_deposit": {"id": "10860", "owners": [], "pid": {"revision_id": 0, "type": "depid", "value": "10860"}, "status": "published"}, "_oai": {"id": "oai:nagoya.repo.nii.ac.jp:00010860", "sets": ["322"]}, "author_link": ["32673", "32674", "32675", "32676"], "item_10_alternative_title_19": {"attribute_name": "その他のタイトル", "attribute_value_mlt": [{"subitem_alternative_title": "Pulsed Neural Networks Based on Delta-Sigma Modulation with GHA Learning Rule and Their Hardware Implementation", "subitem_alternative_title_language": "en"}]}, "item_10_biblio_info_6": {"attribute_name": "書誌情報", "attribute_value_mlt": [{"bibliographicIssueDates": {"bibliographicIssueDate": "2004-02-01", "bibliographicIssueDateType": "Issued"}, "bibliographicIssueNumber": "2", "bibliographicPageEnd": "715", "bibliographicPageStart": "705", "bibliographicVolumeNumber": "J87-D-II", "bibliographic_titles": [{"bibliographic_title": "電子情報通信学会論文誌", "bibliographic_titleLang": "ja"}]}]}, "item_10_description_4": {"attribute_name": "抄録", "attribute_value_mlt": [{"subitem_description": "ニューラルネットワークの並列処理を生かした高速演算処理を実現するためには，ソフトウェアの直列演算ではなく，すべてのニューロンをハードウェアに並列実装することが望ましい．筆者らはこれまでに，ディジタル回路のハードウェア実装に適した ΔΣ 変調に基づくパルスニューラルネットワークを提案した．提案したニューラルネットワークは，ΔΣ 変調された1ビットのパルス信号で値が表現されるため小さな回路規模で実現可能であり，1ビットでありながら精度の良い演算を実現できる．本論文では，提案するニューラルネットワークのハードウェア実装法を提案する．そして，GHA学習則を組み込んだニューラルネットワークを，FPGA上にハードウェア実装し，その動作検証を行う．また，提案するニューラルネットワークとCPUをFPGA上に実装し，単位時間，単位回路規模当りに処理できるビット数を評価値として比較を行った．提案手法はCPU上のソフトウェア実現に比べて200倍程度の評価値が得られた．", "subitem_description_language": "ja", "subitem_description_type": "Abstract"}]}, "item_10_identifier_60": {"attribute_name": "URI", "attribute_value_mlt": [{"subitem_identifier_type": "HDL", "subitem_identifier_uri": "http://hdl.handle.net/2237/12706"}, {"subitem_identifier_type": "URI", "subitem_identifier_uri": "http://www.ieice.org/jpn/trans_online/index.html"}]}, "item_10_publisher_32": {"attribute_name": "出版者", "attribute_value_mlt": [{"subitem_publisher": "電子情報通信学会", "subitem_publisher_language": "ja"}]}, "item_10_relation_43": {"attribute_name": "関連情報", "attribute_value_mlt": [{"subitem_relation_type": "isVersionOf", "subitem_relation_type_id": {"subitem_relation_type_id_text": "http://www.ieice.org/jpn/trans_online/index.html", "subitem_relation_type_select": "URI"}}]}, "item_10_rights_12": {"attribute_name": "権利", "attribute_value_mlt": [{"subitem_rights": "Copyright 2004 IEICE", "subitem_rights_language": "en"}]}, "item_10_select_15": {"attribute_name": "著者版フラグ", "attribute_value_mlt": [{"subitem_select_item": "publisher"}]}, "item_10_source_id_7": {"attribute_name": "ISSN", "attribute_value_mlt": [{"subitem_source_identifier": "0915-1923", "subitem_source_identifier_type": "PISSN"}]}, "item_10_text_14": {"attribute_name": "フォーマット", "attribute_value_mlt": [{"subitem_text_value": "application/pdf"}]}, "item_1615787544753": {"attribute_name": "出版タイプ", "attribute_value_mlt": [{"subitem_version_resource": "http://purl.org/coar/version/c_970fb48d4fbd8a85", "subitem_version_type": "VoR"}]}, "item_access_right": {"attribute_name": "アクセス権", "attribute_value_mlt": [{"subitem_access_right": "open access", "subitem_access_right_uri": "http://purl.org/coar/access_right/c_abf2"}]}, "item_creator": {"attribute_name": "著者", "attribute_type": "creator", "attribute_value_mlt": [{"creatorNames": [{"creatorName": "村橋, 善光", "creatorNameLang": "ja"}], "nameIdentifiers": [{"nameIdentifier": "32673", "nameIdentifierScheme": "WEKO"}]}, {"creatorNames": [{"creatorName": "堀田, 博久", "creatorNameLang": "ja"}], "nameIdentifiers": [{"nameIdentifier": "32674", "nameIdentifierScheme": "WEKO"}]}, {"creatorNames": [{"creatorName": "道木, 慎二", "creatorNameLang": "ja"}], "nameIdentifiers": [{"nameIdentifier": "32675", "nameIdentifierScheme": "WEKO"}]}, {"creatorNames": [{"creatorName": "大熊, 繁", "creatorNameLang": "ja"}], "nameIdentifiers": [{"nameIdentifier": "32676", "nameIdentifierScheme": "WEKO"}]}]}, "item_files": {"attribute_name": "ファイル情報", "attribute_type": "file", "attribute_value_mlt": [{"accessrole": "open_date", "date": [{"dateType": "Available", "dateValue": "2018-02-20"}], "displaytype": "detail", "download_preview_message": "", "file_order": 0, "filename": "j87-d2_2_705.pdf", "filesize": [{"value": "1.5 MB"}], "format": "application/pdf", "future_date_message": "", "is_thumbnail": false, "licensetype": "license_note", "mimetype": "application/pdf", "size": 1500000.0, "url": {"label": "j87-d2_2_705.pdf", "objectType": "fulltext", "url": "https://nagoya.repo.nii.ac.jp/record/10860/files/j87-d2_2_705.pdf"}, "version_id": "1081bdcc-ac1e-48c0-b9ef-f08c8152d512"}]}, "item_keyword": {"attribute_name": "キーワード", "attribute_value_mlt": [{"subitem_subject": "パルスニューラルネットワーク", "subitem_subject_scheme": "Other"}, {"subitem_subject": "ハードウェア実装", "subitem_subject_scheme": "Other"}, {"subitem_subject": "ΔΣ変調", "subitem_subject_scheme": "Other"}, {"subitem_subject": "GHA学習則", "subitem_subject_scheme": "Other"}]}, "item_language": {"attribute_name": "言語", "attribute_value_mlt": [{"subitem_language": "jpn"}]}, "item_resource_type": {"attribute_name": "資源タイプ", "attribute_value_mlt": [{"resourcetype": "journal article", "resourceuri": "http://purl.org/coar/resource_type/c_6501"}]}, "item_title": "GHA学習則を組み込んだ ΔΣ 変調に基づくパルスニューラルネットワークとそのハードウェア実装", "item_titles": {"attribute_name": "タイトル", "attribute_value_mlt": [{"subitem_title": "GHA学習則を組み込んだ ΔΣ 変調に基づくパルスニューラルネットワークとそのハードウェア実装", "subitem_title_language": "ja"}]}, "item_type_id": "10", "owner": "1", "path": ["322"], "permalink_uri": "http://hdl.handle.net/2237/12706", "pubdate": {"attribute_name": "PubDate", "attribute_value": "2010-02-19"}, "publish_date": "2010-02-19", "publish_status": "0", "recid": "10860", "relation": {}, "relation_version_is_last": true, "title": ["GHA学習則を組み込んだ ΔΣ 変調に基づくパルスニューラルネットワークとそのハードウェア実装"], "weko_shared_id": -1}