@article{oai:nagoya.repo.nii.ac.jp:00012016,
 author = {Tanaka, Yusuke and Ando, Hideki},
 journal = {IEEE International Conference on Computer Design(ICCD 2009)},
 month = {Oct},
 note = {Two-step physical register deallocation (TSD) is an architectural scheme, which enhances memory-level parallelism (MLP) by pre-executing instructions. Ideally, the TSD allows MLP under the unlimited number of physical registers to be exploited, and consequently only a small register file is necessary for MLP. In practice, however, the amount of MLP exploitable is limited, because there are cases where pre-execution is not performed or timing of pre-execution is delayed. This is caused by data dependencies among the pre-executed instructions. This paper proposes the use of value prediction to solve these problems. Our way of the value prediction usage has the advantage over the conventional way of the usage for enhancing ILP, that there is no need to recover from misspeculation. Our evaluation results using SPECfp2000 benchmark show that our scheme can achieve equivalent performance to that of the previous TSD scheme without value prediction, with 75% of the register file size.},
 pages = {238--245},
 title = {Reducing register file size through instruction pre-execution enhanced by value prediction},
 year = {2009}
}