ログイン
言語:

WEKO3

  • トップ
  • コミュニティ
  • ランキング
AND
To
lat lon distance
To

Field does not validate



インデックスリンク

インデックスツリー

メールアドレスを入力してください。

WEKO

One fine body…

WEKO

One fine body…

アイテム

{"_buckets": {"deposit": "0d8c6338-2672-4f63-9248-994af05fc963"}, "_deposit": {"id": "13045", "owners": [], "pid": {"revision_id": 0, "type": "depid", "value": "13045"}, "status": "published"}, "_oai": {"id": "oai:nagoya.repo.nii.ac.jp:00013045"}, "item_10_biblio_info_6": {"attribute_name": "\u66f8\u8a8c\u60c5\u5831", "attribute_value_mlt": [{"bibliographicIssueDates": {"bibliographicIssueDate": "2009-11-01", "bibliographicIssueDateType": "Issued"}, "bibliographicIssueNumber": "11", "bibliographicPageEnd": "2195", "bibliographicPageStart": "2186", "bibliographicVolumeNumber": "E92-D", "bibliographic_titles": [{"bibliographic_title": "IEICE transactions on information and systems"}]}]}, "item_10_description_4": {"attribute_name": "\u6284\u9332", "attribute_value_mlt": [{"subitem_description": "Instruction pre-execution is an effective way to prefetch data. We previously proposed an instruction pre-execution scheme, which we call two-step physical register deallocation (TSD). The TSD realizes pre-execution by exploiting the difference between the amount of instruction-level parallelism available with an unlimited number of physical registers and that available with an actual number of physical registers. Although previous TSD study has successfully improved performance, it still has an inefficient energy consumption. This is because attempts are made for instructions to be pre-executed as much as possible, independently of whether or not they can significantly contribute to load latency reduction, allowing for maximal performance improvement. This paper presents a scheme that improves the energy efficiency of the TSD by pre-executing only those instructions that have great benefit. Our evaluation results using the SPECfp2000 benchmark show that our scheme reduces the dynamic pre-executed instruction count by 76%, compared with the original scheme. This reduction saves 7% energy consumption of the execution core with 2% overhead. Performance degrades by 2%, compared with that of the original scheme, but is still 15% higher than that of the normal processor without the TSD.", "subitem_description_type": "Abstract"}]}, "item_10_identifier_60": {"attribute_name": "URI", "attribute_value_mlt": [{"subitem_identifier_type": "URI", "subitem_identifier_uri": "http://www.ieice.org/jpn/trans_online/index.html"}, {"subitem_identifier_type": "HDL", "subitem_identifier_uri": "http://hdl.handle.net/2237/14940"}]}, "item_10_publisher_32": {"attribute_name": "\u51fa\u7248\u8005", "attribute_value_mlt": [{"subitem_publisher": "Institute of Electronics, Information and Communication Engineers"}]}, "item_10_rights_12": {"attribute_name": "\u6a29\u5229", "attribute_value_mlt": [{"subitem_rights": "Copyright (C) 2009 IEICE"}]}, "item_10_select_15": {"attribute_name": "\u8457\u8005\u7248\u30d5\u30e9\u30b0", "attribute_value_mlt": [{"subitem_select_item": "publisher"}]}, "item_10_source_id_7": {"attribute_name": "ISSN", "attribute_value_mlt": [{"subitem_source_identifier": "0916-8532", "subitem_source_identifier_type": "ISSN"}]}, "item_creator": {"attribute_name": "\u8457\u8005", "attribute_type": "creator", "attribute_value_mlt": [{"creatorNames": [{"creatorName": "HYODO, Kazunaga"}], "nameIdentifiers": [{"nameIdentifier": "41038", "nameIdentifierScheme": "WEKO"}]}, {"creatorNames": [{"creatorName": "IWAMOTO, Kengo"}], "nameIdentifiers": [{"nameIdentifier": "41039", "nameIdentifierScheme": "WEKO"}]}, {"creatorNames": [{"creatorName": "ANDO, Hideki"}], "nameIdentifiers": [{"nameIdentifier": "41040", "nameIdentifierScheme": "WEKO"}]}]}, "item_files": {"attribute_name": "\u30d5\u30a1\u30a4\u30eb\u60c5\u5831", "attribute_type": "file", "attribute_value_mlt": [{"accessrole": "open_date", "date": [{"dateType": "Available", "dateValue": "2018-02-20"}], "displaytype": "detail", "download_preview_message": "", "file_order": 0, "filename": "349.pdf", "filesize": [{"value": "531.7 kB"}], "format": "application/pdf", "future_date_message": "", "is_thumbnail": false, "licensetype": "license_free", "mimetype": "application/pdf", "size": 531700.0, "url": {"label": "349.pdf", "url": "https://nagoya.repo.nii.ac.jp/record/13045/files/349.pdf"}, "version_id": "fed7fd45-4e00-4b58-89ef-b08aaa929812"}]}, "item_keyword": {"attribute_name": "\u30ad\u30fc\u30ef\u30fc\u30c9", "attribute_value_mlt": [{"subitem_subject": "microarchitecture", "subitem_subject_scheme": "Other"}, {"subitem_subject": "microprocessor", "subitem_subject_scheme": "Other"}, {"subitem_subject": "instruction pre-execution", "subitem_subject_scheme": "Other"}, {"subitem_subject": "low power", "subitem_subject_scheme": "Other"}]}, "item_language": {"attribute_name": "\u8a00\u8a9e", "attribute_value_mlt": [{"subitem_language": "eng"}]}, "item_resource_type": {"attribute_name": "\u8cc7\u6e90\u30bf\u30a4\u30d7", "attribute_value_mlt": [{"resourcetype": "journal article", "resourceuri": "http://purl.org/coar/resource_type/c_6501"}]}, "item_title": "Energy-Efficient Pre-Execution Techniques in Two-Step Physical Register Deallocation", "item_titles": {"attribute_name": "\u30bf\u30a4\u30c8\u30eb", "attribute_value_mlt": [{"subitem_title": "Energy-Efficient Pre-Execution Techniques in Two-Step Physical Register Deallocation"}]}, "item_type_id": "10", "owner": "1", "path": ["320/321/322"], "permalink_uri": "http://hdl.handle.net/2237/14940", "pubdate": {"attribute_name": "\u516c\u958b\u65e5", "attribute_value": "2011-06-24"}, "publish_date": "2011-06-24", "publish_status": "0", "recid": "13045", "relation": {}, "relation_version_is_last": true, "title": ["Energy-Efficient Pre-Execution Techniques in Two-Step Physical Register Deallocation"], "weko_shared_id": null}
  1. B200 工学部/工学研究科
  2. B200a 雑誌掲載論文
  3. 学術雑誌

Energy-Efficient Pre-Execution Techniques in Two-Step Physical Register Deallocation

http://hdl.handle.net/2237/14940
d88e74ea-fe7b-405c-a36f-431b150004d4
名前 / ファイル ライセンス アクション
349.pdf 349.pdf (531.7 kB)
Item type 学術雑誌論文 / Journal Article(1)
公開日 2011-06-24
タイトル
タイトル Energy-Efficient Pre-Execution Techniques in Two-Step Physical Register Deallocation
著者 HYODO, Kazunaga

× HYODO, Kazunaga

WEKO 41038

HYODO, Kazunaga

Search repository
IWAMOTO, Kengo

× IWAMOTO, Kengo

WEKO 41039

IWAMOTO, Kengo

Search repository
ANDO, Hideki

× ANDO, Hideki

WEKO 41040

ANDO, Hideki

Search repository
権利
権利情報 Copyright (C) 2009 IEICE
キーワード
主題Scheme Other
主題 microarchitecture
キーワード
主題Scheme Other
主題 microprocessor
キーワード
主題Scheme Other
主題 instruction pre-execution
キーワード
主題Scheme Other
主題 low power
抄録
内容記述 Instruction pre-execution is an effective way to prefetch data. We previously proposed an instruction pre-execution scheme, which we call two-step physical register deallocation (TSD). The TSD realizes pre-execution by exploiting the difference between the amount of instruction-level parallelism available with an unlimited number of physical registers and that available with an actual number of physical registers. Although previous TSD study has successfully improved performance, it still has an inefficient energy consumption. This is because attempts are made for instructions to be pre-executed as much as possible, independently of whether or not they can significantly contribute to load latency reduction, allowing for maximal performance improvement. This paper presents a scheme that improves the energy efficiency of the TSD by pre-executing only those instructions that have great benefit. Our evaluation results using the SPECfp2000 benchmark show that our scheme reduces the dynamic pre-executed instruction count by 76%, compared with the original scheme. This reduction saves 7% energy consumption of the execution core with 2% overhead. Performance degrades by 2%, compared with that of the original scheme, but is still 15% higher than that of the normal processor without the TSD.
内容記述タイプ Abstract
出版者
出版者 Institute of Electronics, Information and Communication Engineers
言語
言語 eng
資源タイプ
資源タイプresource http://purl.org/coar/resource_type/c_6501
タイプ journal article
ISSN
収録物識別子タイプ ISSN
収録物識別子 0916-8532
書誌情報 IEICE transactions on information and systems

巻 E92-D, 号 11, p. 2186-2195, 発行日 2009-11-01
著者版フラグ
値 publisher
URI
識別子 http://www.ieice.org/jpn/trans_online/index.html
識別子タイプ URI
URI
識別子 http://hdl.handle.net/2237/14940
識別子タイプ HDL
戻る
0
views
See details
Views

Versions

Ver.1 2021-03-01 18:40:38.822120
Show All versions

Share

Mendeley CiteULike Twitter Facebook Print Addthis

Cite as

Export

OAI-PMH
  • OAI-PMH JPCOAR
  • OAI-PMH DublinCore
  • OAI-PMH DDI
Other Formats
  • JSON
  • BIBTEX

Confirm


Powered by CERN Data Centre & Invenio


Powered by CERN Data Centre & Invenio