{"_buckets": {"deposit": "6b51921e-98ee-43b0-90d7-5f98727a40f9"}, "_deposit": {"id": "21657", "owners": [], "pid": {"revision_id": 0, "type": "depid", "value": "21657"}, "status": "published"}, "_oai": {"id": "oai:nagoya.repo.nii.ac.jp:00021657", "sets": ["322"]}, "author_link": ["63887", "63888", "63889", "63890", "63891", "63892", "63893", "63894"], "item_10_alternative_title_19": {"attribute_name": "その他のタイトル", "attribute_value_mlt": [{"subitem_alternative_title": "Design and Evaluation of the 2-bit Bit-Slice Adder Based on 10kA/cm^2 Process", "subitem_alternative_title_language": "en"}]}, "item_10_biblio_info_6": {"attribute_name": "書誌情報", "attribute_value_mlt": [{"bibliographicIssueDates": {"bibliographicIssueDate": "2013-07", "bibliographicIssueDateType": "Issued"}, "bibliographicIssueNumber": "149", "bibliographicPageEnd": "16", "bibliographicPageStart": "11", "bibliographicVolumeNumber": "113", "bibliographic_titles": [{"bibliographic_title": "電子情報通信学会技術研究報告. SCE, 超伝導エレクトロニクス", "bibliographic_titleLang": "ja"}]}]}, "item_10_description_4": {"attribute_name": "抄録", "attribute_value_mlt": [{"subitem_description": "現在、様々な研究機関で単一磁束量子(Single Flux Quantum, SFQ)論理回路を用いたディジタル回路の研究が行われている。その中で、我々はマイクロプロセッサの研究を行っている。これまで実証されたSFQマイクロプロセッサでは、ビットシリアル・アーキテクチャが用いられてきた。そこで、マイクロプロセッサのさらなる性能向上のため、ビットスライス・アーキテクチャの導入を念頭にビットスライス・アダーの設計を行った。本稿では、ビットパラレル、シリアル、スライス・アーキテクチャを紹介し、それらに基づくアダーの性能を演算時間と回路規模から比較し評価した。またビット・スライス幅が2ビットのビットスライス・アダーを設計し、AIST 10kA/cm^2 Nbアドバンストプロセスを用いて試作を行い、高速試験において動作実証に成功したので報告する。 ", "subitem_description_language": "ja", "subitem_description_type": "Abstract"}, {"subitem_description": "A large number of researches on designing digital circuits by using SFQ logic circuits have been undertaken extensively. We have been developing SFQ microprocessors. In our demonstrated SFQ microprocessors, bit serial architectures were used. In order to increase the performance of the microprocessors, we have designed a bit-slice adder toward introduction of a bit-slice architecture. In this paper, we present a bit-parallel, serial, and slice architectures, and we compare and evaluate the operating times and circuit sizes of the adders based on these architectures. We also report design of a 2-bit bit-slice adder using AIST 10 kA/cm^2 niobium advanced process, and demonstration of its high-speed operation.", "subitem_description_language": "en", "subitem_description_type": "Abstract"}]}, "item_10_description_5": {"attribute_name": "内容記述", "attribute_value_mlt": [{"subitem_description": "(信号処理基盤技術及びその応用,一般)", "subitem_description_language": "ja", "subitem_description_type": "Other"}, {"subitem_description": "IEICE Technical Report;SCE2013-12", "subitem_description_language": "en", "subitem_description_type": "Other"}]}, "item_10_identifier_60": {"attribute_name": "URI", "attribute_value_mlt": [{"subitem_identifier_type": "URI", "subitem_identifier_uri": "http://ci.nii.ac.jp/naid/110009778168/"}, {"subitem_identifier_type": "HDL", "subitem_identifier_uri": "http://hdl.handle.net/2237/23805"}]}, "item_10_publisher_32": {"attribute_name": "出版者", "attribute_value_mlt": [{"subitem_publisher": "一般社団法人電子情報通信学会", "subitem_publisher_language": "ja"}]}, "item_10_relation_40": {"attribute_name": "シリーズ", "attribute_value_mlt": [{"subitem_relation_name": [{"subitem_relation_name_text": "IEICE Technical Report;SCE2013-12"}]}]}, "item_10_relation_43": {"attribute_name": "関連情報", "attribute_value_mlt": [{"subitem_relation_type": "isVersionOf", "subitem_relation_type_id": {"subitem_relation_type_id_text": "http://ci.nii.ac.jp/naid/110009778168/", "subitem_relation_type_select": "URI"}}]}, "item_10_rights_12": {"attribute_name": "権利", "attribute_value_mlt": [{"subitem_rights": "(c)一般社団法人電子情報通信学会 本文データは学協会の許諾に基づきCiNiiから複製したものである", "subitem_rights_language": "ja"}]}, "item_10_select_15": {"attribute_name": "著者版フラグ", "attribute_value_mlt": [{"subitem_select_item": "publisher"}]}, "item_10_source_id_7": {"attribute_name": "ISSN", "attribute_value_mlt": [{"subitem_source_identifier": "0913-5685", "subitem_source_identifier_type": "PISSN"}]}, "item_1615787544753": {"attribute_name": "出版タイプ", "attribute_value_mlt": [{"subitem_version_resource": "http://purl.org/coar/version/c_970fb48d4fbd8a85", "subitem_version_type": "VoR"}]}, "item_access_right": {"attribute_name": "アクセス権", "attribute_value_mlt": [{"subitem_access_right": "open access", "subitem_access_right_uri": "http://purl.org/coar/access_right/c_abf2"}]}, "item_creator": {"attribute_name": "著者", "attribute_type": "creator", "attribute_value_mlt": [{"creatorNames": [{"creatorName": "高田, 賢介", "creatorNameLang": "ja"}], "nameIdentifiers": [{"nameIdentifier": "63887", "nameIdentifierScheme": "WEKO"}]}, {"creatorNames": [{"creatorName": "早川, 雄飛", "creatorNameLang": "ja"}], "nameIdentifiers": [{"nameIdentifier": "63888", "nameIdentifierScheme": "WEKO"}]}, {"creatorNames": [{"creatorName": "田中, 雅光", "creatorNameLang": "ja"}], "nameIdentifiers": [{"nameIdentifier": "63889", "nameIdentifierScheme": "WEKO"}]}, {"creatorNames": [{"creatorName": "藤巻, 朗", "creatorNameLang": "ja"}], "nameIdentifiers": [{"nameIdentifier": "63890", "nameIdentifierScheme": "WEKO"}]}, {"creatorNames": [{"creatorName": "TAKATA, Kensuke", "creatorNameLang": "en"}], "nameIdentifiers": [{"nameIdentifier": "63891", "nameIdentifierScheme": "WEKO"}]}, {"creatorNames": [{"creatorName": "HAYAKAWA, Yuhi", "creatorNameLang": "en"}], "nameIdentifiers": [{"nameIdentifier": "63892", "nameIdentifierScheme": "WEKO"}]}, {"creatorNames": [{"creatorName": "TANAKA, Masamitsu", "creatorNameLang": "en"}], "nameIdentifiers": [{"nameIdentifier": "63893", "nameIdentifierScheme": "WEKO"}]}, {"creatorNames": [{"creatorName": "FUJIMAKI, Akira", "creatorNameLang": "en"}], "nameIdentifiers": [{"nameIdentifier": "63894", "nameIdentifierScheme": "WEKO"}]}]}, "item_files": {"attribute_name": "ファイル情報", "attribute_type": "file", "attribute_value_mlt": [{"accessrole": "open_date", "date": [{"dateType": "Available", "dateValue": "2018-06-01"}], "displaytype": "detail", "download_preview_message": "", "file_order": 0, "filename": "110009778168.pdf", "filesize": [{"value": "822.6 kB"}], "format": "application/pdf", "future_date_message": "", "is_thumbnail": false, "licensetype": "license_note", "mimetype": "application/pdf", "size": 822600.0, "url": {"label": "110009778168.pdf", "objectType": "fulltext", "url": "https://nagoya.repo.nii.ac.jp/record/21657/files/110009778168.pdf"}, "version_id": "84dc4203-2480-410b-855c-bf5929bd22c8"}]}, "item_keyword": {"attribute_name": "キーワード", "attribute_value_mlt": [{"subitem_subject": "SFQ論理回路", "subitem_subject_scheme": "Other"}, {"subitem_subject": "10kA/cm^2プロセス", "subitem_subject_scheme": "Other"}, {"subitem_subject": "2-bit ビットスライス・アダー", "subitem_subject_scheme": "Other"}, {"subitem_subject": "SFQ circuit", "subitem_subject_scheme": "Other"}, {"subitem_subject": "10kA/cm^2 process", "subitem_subject_scheme": "Other"}, {"subitem_subject": "2−bit bit−slice adder", "subitem_subject_scheme": "Other"}]}, "item_language": {"attribute_name": "言語", "attribute_value_mlt": [{"subitem_language": "jpn"}]}, "item_resource_type": {"attribute_name": "資源タイプ", "attribute_value_mlt": [{"resourcetype": "journal article", "resourceuri": "http://purl.org/coar/resource_type/c_6501"}]}, "item_title": "10kA/cm^2プロセスを用いた2-bitビットスライス・アダーの設計と評価", "item_titles": {"attribute_name": "タイトル", "attribute_value_mlt": [{"subitem_title": "10kA/cm^2プロセスを用いた2-bitビットスライス・アダーの設計と評価", "subitem_title_language": "ja"}]}, "item_type_id": "10", "owner": "1", "path": ["322"], "permalink_uri": "http://hdl.handle.net/2237/23805", "pubdate": {"attribute_name": "PubDate", "attribute_value": "2016-03-09"}, "publish_date": "2016-03-09", "publish_status": "0", "recid": "21657", "relation": {}, "relation_version_is_last": true, "title": ["10kA/cm^2プロセスを用いた2-bitビットスライス・アダーの設計と評価"], "weko_shared_id": -1}